

Prior Art




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

700

Modeling Environment

710

Environment
+
Equipment
Interfaces
HDL+PL

720

Custom Design
in HDL

730

CPU(s),
and
ROM and
RAM Memory
HDL+PL

FIG. 7





FIG. 8



Verilog name a.b1.r

960 ~ C name r1

FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 14 is a block diagram of a system architecture for a task wrapper. The diagram shows a sequence of four rectangular blocks connected by double-headed arrows. The blocks are labeled as follows: 1410 HDL task stub, 1420 THREAD SWITCH, 1430 Imported programming language task wrapper, and 1440 True programming language task.




FIG. 14




FIG. 15





FIG. 16






FIG. 18




FIG. 19